

# **DIGITAL ELECTRONICS LAB MANUAL**

Subject: Digital Electronics

Subject Code: ELPC 451

B.Tech IV Semester



**Department of Electrical Engineering  
J. C. Bose University of Science and Technology  
YMCA, Faridabad-121 006**

# **DEPARTMENT OF ELECTRICAL ENGINEERING**

## **VISION OF THE DEPARTMENT**

Electrical Engineering Department congregates the challenges of new technological advancements to provide comprehensively trained, career-focused, morally strong accomplished graduates, cutting-edge researchers by experimental learning which contribute to ever-changing global society and serve as competent engineers.

## **MISSION OF THE DEPARTMENT**

- To commit excellence in imparting knowledge through incubation and execution of high-quality innovative educational programs.
- To develop the Research-oriented culture to build national capabilities for excellent power management.
- To inculcate and harvest the moral values and ethical behavior in the students through exposure of self-discipline and personal integrity.
- To develop a Centre of Research and Education generating knowledge and technologies which lay ground work in shaping the future in the field of electrical engineering.

## **PROGRAM OUTCOMES (POs)**

### **Graduates of the Electrical Engineering program at JCBUST, YMCA will be able to:**

- PO1. Apply knowledge of mathematics, science, engineering fundamentals, and electrical engineering specialization to the solution of engineering problems.
- PO2. Identify, formulate, review literature, and analyze electrical engineering problems to design, conduct experiments, analyze data, and interpret data.
- PO3. Design solutions for electrical engineering problems and design system components of processes that meet the desired needs with appropriate consideration for public health and safety and cultural, societal, and environmental considerations.
- PO4. Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions in electrical engineering.
- PO5. Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to electrical engineering activities with an understanding of the limitations.
- PO6. Apply reasoning informed by contextual knowledge to assess societal, health, safety, legal, and cultural issues and the consequent responsibilities relevant to professional engineering practice.
- PO7. Understand the impact of electrical engineering solutions in societal and environmental contexts, and demonstrate the knowledge and need for sustainable development.
- PO8. Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
- PO9. Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
- PO10. Communicate effectively on complex engineering activities with the engineering committee and with society at large, such as being able to comprehend and write effective reports and design documentation, and make effective presentations in electrical engineering.
- PO11. Demonstrate knowledge and understanding of the engineering principles and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
- PO12. Recognize the need for, and the preparation and ability to engage in independent research and lifelong learning in the broadest context of technological changes in electrical engineering.

## **PROGRAM SPECIFIC OUTCOMES (PSOs)**

- PSO1. To apply state-of-the-art knowledge in analysis design and complex problem solving with effective implementation in the multidisciplinary area of Electrical Engineering with due regard to environmental and social concerns.
- PSO2. To prepare graduates for continuous self-learning to apply technical knowledge and pursue research in advanced areas in the field of Electrical Engineering for a successful professional career to serve society ethically.

## **PROGRAM EDUCATIONAL OBJECTIVES (PEOs)**

- PEO1. To produce competent electrical engineering graduates with a strong foundation design, analytics and problem solving skills for successful professional careers in industry, research and public service.
- PEO2. To provide a stimulating research environment so as to motivate the students for higher studies and innovation in the specific and allied domains of electrical engineering.
- PEO3. To encourage the graduates to practice the profession following ethical codes, social responsibility and accountability.
- PEO4. To train students to communicate effectively in multidisciplinary environment.
- PEO5. To imbibe an attitude in the graduates for life-long learning process.

# SYLLABUS

## Digital Electronics Lab (ELPC-451)

**L-T-P**

**0-0-2**

**Internal Marks-15**

**External Marks-35**

**Total-50**

### List of Experiments

1. Study of Logic gates – AND, OR, NOT, NAND, NOR, EX-OR, EXNOR.
2. To realize and minimize 5 & 6 variables using K-Map Method
3. To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.
4. To design and implement of 2-bit and 8-bit magnitude comparator.
5. Verification of state tables of SR, JK, D flip-flops using NAND & nor gates.
6. To verify the operation of bi-directional shift register.
7. To design & verify the operation of 3-bit synchronous counter.
8. Design and verification of the truth table of Half adder and Full adder circuits.
9. Design and verification of the truth table of Half subtractor and Full subtractor circuits.
10. To verify the NAND and NOR gates using universal gates.
11. To verify Binary to Gray code conversion.
12. To verify Gray to Binary code conversion.

## **COURSE OBJECTIVES & OUTCOMES**

### **Course Objectives:**

The objectives are to study

1. To acquire the basic knowledge of digital logic levels and application of knowledge to understand digital electronics circuits.
2. To prepare students to perform the analysis and design of various digital electronic circuits.
3. To know the concepts of Combinational circuits.
4. To understand the concepts of flip flops, registers and counters.

### **Course Outcomes:**

After studying this course the students would gain enough knowledge

1. Have a thorough understanding of the fundamental concepts and techniques used in digital electronics.
2. To understand and examine the structure of various number systems and its application in digital design.
3. The ability to understand, analyse and design various combinational and sequential circuits.
4. Ability to identify basic requirements for a design application and propose a cost effective solution using flip flops, registers and counters.

## Mapping of Course Outcomes (COs) with POs and PSOs

Cos	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2
CO1	3	3	2	2	3	1	2	1	1	2	1	2	3	2
CO2	2	2	3	2	3	1	2	1	2	2	1	2	3	2
CO3	3	3	3	3	3	1	2	1	2	2	2	3	3	3
CO4	3	3	3	3	3	1	2	1	2	2	2	3	3	3

### Justification:

1. **CO1** aligns strongly with fundamental knowledge and experimentation (PO1, PO2, PO5), while it moderately aligns with design and analysis (PO3, PO4). It supports PSO1 significantly through testing of various logic gates.
2. **CO2** contributes highly to the design and operational aspects of analysis and design of various digital electronic circuits (PO3, PO5) and moderately to experimentation and analysis (PO2, PO4). The practical experience and performance analysis contribute to PSO1 and PSO2, reflecting real-world skills.
3. **CO3** involves both practical and theoretical knowledge of combinational circuits contributing significantly to all relevant POs, especially in experimentation and design (PO1, PO2, PO3, PO4, PO5) and advanced problem-solving (PSO1, PSO2).
4. **CO4** emphasizes on flip-flops, registers and counters experimentation (PO2, PO4), along with its application to real-world problems (PO3, PSO1). The course outcome also encourages continuous learning (PSO2, PO12).

## **||General Instructions||**

1. Students should come well-prepared for the experiment they will be conducting.
2. Usage of mobile phones in the laboratory is strictly prohibited.
3. In the lab, wear shoes and avoid loose-fitting clothes.
4. Read and understand the experiment manual thoroughly before starting the experiment. Know the objectives, procedures, and safety precautions.
5. Before starting the experiment, check the condition of the equipment, wiring, and connections. Report any damaged or malfunctioning equipment to the lab instructor immediately.
6. Ensure all connections are made as per the circuit diagram. Double-check all connections before powering the equipment.
7. Do not switch on the power supply until the instructor has approved your setup. Always start with the minimum voltage/current required and gradually increase as needed.
8. Do not overload machines beyond their rated capacity. Overloading can damage the equipment and pose safety risks.
9. Familiarize yourself with the lab's emergency shutdown procedures, including the location of emergency switches and fire extinguishers.
10. Do not bring food or drinks into the lab to avoid accidental spills, which can lead to electrical hazards.
11. Stay attentive during the experiment. Avoid distractions like mobile phones, and do not engage in unnecessary conversation during lab work.
12. Accurately record all measurements and observations during the experiment. Ensure that all data is properly noted in your lab report.
13. If you are unsure about any procedure or face difficulties during the experiment, do not hesitate to ask the lab instructor for guidance.
14. After completing the experiment, switch off the power supply, disconnect the setup, and return all equipment to its proper place. Ensure the workspace is clean and organized.



**Digital Electronics Lab**  
**(ELPC-451)**

**Index**

<b>Exp. No.</b>	<b>Experiment</b>	<b>Page No.</b>
1.	Study of Logic gates – AND, OR, NOT, NAND, NOR, EX-OR, EXNOR.	1-5
2.	To realize and minimize 5 & 6 variables using K-Map Method	6-8
3.	To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.	9-14
4.	To design and implement of 2-bit and 8-bit magnitude comparator.	15-20
5.	Verification of state tables of SR, JK, D flip-flops using NAND & nor gates.	21-24
6.	To verify the operation of bi-directional shift register.	25-29
7.	To design and implement 3 bit synchronous up/down counter.	30-32
8.	Design and verification of the truth tables of Half and Full adder circuits	33-35
9.	Design and verification of the truth tables of Half and Full Subtractor circuits.	36-37
10.	To verify the NAND and NOR gates using universal logic gates.	38-43
11.	To verify Binary to Gray Code Conversion.	44-46
12.	To verify Gray to Binary Code Conversion.	47-49

## Experiment No. -01

**Aim:** To study about logic gates and verify their truth tables.

**Apparatus:**

SL No.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	1
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
7.	NAND GATE 3 I/P	IC 7410	1
8.	IC TRAINER KIT	-	1
9.	PATCH CORD	-	14

**Theory:**

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output. OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

### 1. AND GATE:

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

### 2. OR GATE:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

### 3. NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

### 4. NAND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

### 5. NOR GATE:

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

### 6. X-OR GATE:

The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

### Procedure:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

### 1. AND GATE :


#### SYMBOL:



#### TRUTH TABLE


A	B	A.B
0	0	0
0	1	0
1	0	0
1	1	1

#### PIN DIAGRAM:



## 2. OR GATE:


**SYMBOL :**



**TRUTH TABLE**


A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

**PIN DIAGRAM :**



## 3. NOT GATE:


**SYMBOL:**



**TRUTH TABLE :**


A	$\bar{A}$
0	1
1	0

**PIN DIAGRAM:**



#### 4. NAND GATE:


##### SYMBOL:



##### TRUTH TABLE


A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

##### PIN DIAGRAM



#### 5. NOR GATE:


##### SYMBOL :



##### TRUTH TABLE


A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

##### PIN DIAGRAM :



## 6. X-OR GATE :


**SYMBOL :**



**TRUTH TABLE :**

A	B	$\bar{A}B + A\bar{B}$
0	0	0
0	1	1
1	0	1
1	1	0

**PIN DIAGRAM :**



**Result:**

All the logic gates verified successfully.

**Viva Questions:**

1. What is DIGITAL GATE?
2. What do u mean by universal gate?
3. What is truth table?
4. Make truth table of NAND gate?
5. What is different between Ex-or & Ex-nor gate?
6. Draw the NAND gate?
7. Draw the Ex-or gate?
8. Draw the EX-OR gate by using the NAND gate?
9. Draw the EX-NOR gate?

## Experiment No.-02

**Aim:** To realize and minimize 5 & 6 variables using K-Map Method

**Appratus:** IC's (7404,7408,7432), connecting wires, power supply.


**Theory:**

A Karnaugh map (K-map) is a pictorial method used to minimize boolean expressions without having to use boolean algebra theorems and equation manipulations. A K-map can be thought of as a special version of a truth table. Using a K-map, expressions with two to four variables are easily minimized.

Canonical Forms (Normal Forms): Any Boolean function can be written in disjunctive normal form (sum of min-terms) or conjunctive normal form (product of max-terms). A Boolean function can be represented by a Karnaugh map in which each cell corresponds to a minterm. The cells are arranged in such a way that any two immediately adjacent cells correspond to two minterms of distance 1. There is more than one way to construct a map with this property.

### Example of a Five-Variable K-map

- $F(A, B, C, D, E) = \sum(0, 1, 8, 9, 16, 17, 22, 23, 24, 25)$
- $F = \bar{C}\bar{D} + A\bar{B}CD$



## 6-Variable K-Map

A 6-variable K-Map is drawn as below:

		B'				B			
		E'F'	E'F	EF	EF'	E'F'	E'F	EF	EF'
A'	C'D'	0	1	3	2	16	17	19	18
	C'D	4	5	7	6	20	21	23	22
	CD	12	13	15	14	28	29	31	30
	CD'	8	9	11	10	24	25	27	26
A	C'D'	32	33	35	34	48	49	51	50
	C'D	36	37	39	38	52	53	55	54
	CD	44	45	47	46	60	61	63	62
	CD'	40	41	43	42	56	57	59	58

Given function,

$$F = \Sigma (0, 2, 4, 8, 10, 13, 15, 16, 18, 20, 23, 24, 26, 32, 34, 40, 41, 42, 45, 47, 48, 50, 56, 57, 58, 60, 61)$$

Let's draw K-Map for this function by writing 1 in cells that are present in function and 0 in rest of the cells.

		B'				B			
		E'F'	E'F	EF	EF'	E'F'	E'F	EF	EF'
A'	C'D'	1	0	0	1	1	0	0	1
	C'D	1	0	0	0	1	0	1	0
	CD	0	1	1	0	0	0	0	0
	CD'	1	0	0	1	1	0	0	1
A	C'D'	1	0	0	1	1	0	0	1
	C'D	0	0	0	0	0	0	0	0
	CD	0	1	1	0	1	1	0	0
	CD'	1	1	0	1	1	1	0	1

Applying rules of simplifying K-Map , there is one loop which has 16 1's- containing 1's at all the corners of all 4 squares. We obtain it by visualizing all the 4 squares over one another but only in horizontal vertical directions and figuring its adjacent cells. All the 1's in corners



are circled in green. There are 4 pairs, one in fourth square at bottom-right and other 3 are between the squares and are highlighted by blue connecting line.

There are 4 pairs, one in fourth square at bottom-right and other 3 are between the squares and are highlighted by blue connecting line.

(0, 2, 8, 10, 16, 18, 24, 26, 32, 34, 40, 42, 48, 50, 56, 58) – D’F’ (A, B, C and E are changing variables, so they are eliminated)

(41, 45, 57, 61) – ACE’F (B & D are changing variables, so they are eliminated)

(13, 15, 45, 47) – B’CDF (A & E are changing variables, so they are eliminated)

(0, 4, 16, 20) – A’C’E’F’ (B & D are changing variables, so they are eliminated)

(56, 57, 60, 61) – ABCE’ (D and F are changing variables, so they are eliminated)

There is 1 in cell 23, which cannot be looped with any adjacent cell, hence it cannot be simplified further and left as it is.  $23 = A’BC’DEF$

Thus,  $F = D’F’ + ACE’F + B’CDF + A’C’E’F’ + ABCE’ + A’BC’DEF$

### **Procedure:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

### **Result:**

This experiment perform successfully.

### **Viva Questions:**

1. What are Boolean algebra and Boolean expression?
2. What is meant by K-Map or Karnaugh Map?
3. Name the two forms of Boolean expression?
4. What are Minterm and Maxterm?
5. Write down the Characteristics of Digital ICs?
6. What are the limitations of the Karnaugh Map?
7. What are the advantages and disadvantages of the K-Map Method?

### Experiment NO.-03

**Aim :** To design and implement multiplexer and demultiplexer using logic gates and study of IC 74150 and IC 74154.

#### Apparatus:


Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	32

#### Theory:

##### 1. Multiplexer:

Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are  $2^n$  input line and n selection lines whose bit combination determine which input is selected.

##### Block Diagram For 4:1 Multiplexer:




**Function Table:**

S1	S0	INPUTS Y
0	0	D0 → D0 S1' S0'
0	1	D1 → D1 S1' S0
1	0	D2 → D2 S1 S0'
1	1	D3 → D3 S1 S0

$$Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0$$

**Circuit Diagram:**



**Truth Table:**


S1	S0	Y = OUTPUT
0	0	D0
0	1	D1
1	0	D2
1	1	D3

## 2. Demultiplexer:

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. Decoder can also be used as demultiplexer.

In the 1: 4 demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

### Block Diagram For 1:4 Demultiplexer:




### Function Table:

S1	S0	INPUT
0	0	$X \rightarrow D0 = X S1' S0'$
0	1	$X \rightarrow D1 = X S1' S0$
1	0	$X \rightarrow D2 = X S1 S0'$
1	1	$X \rightarrow D3 = X S1 S0$

$$Y = X S1' S0' + X S1' S0 + X S1 S0' + X S1 S0$$


### Logic Diagram Of Demultiplexer:




### Truth Table:

INPUT			OUTPUT			
S1	S0	I/P	D0	D1	D2	D3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

**Pin Diagram For IC 74150(Multiplexer):**



**Pin Diagram For IC 74151 (Demultiplexer):**



**Procedure:**

1. Connections are given as per circuit diagram.
2. Logical inputs are given as per circuit diagram.
3. Observe the output and verify the truth table.

**Result:**

This experiment performed successfully.

**Viva Questions:**

1. Describe the operation of Multiplexer.
2. How many select lines are there for 12 : 1 MUX ?
3. How many input pins are there in a 2:1 MUX ?
4. How can we convert 4:1 Mux into 2:1 Mux ?
5. How many 2:1 MUX require to make 16:1 MUX ?
6. What's the difference between MUX and Encoder?
7. Why is a multiplexer called a data distributor?
8. In 1-to-4 DE multiplexer, how many select lines are required?
9. How many select lines are required for a 1-to-8 DE multiplexer?

## Experiment No.04

**Aim: To design and implement**

- (i) 2 – bit magnitude comparator using basic gates.
- (ii) 8 – bit magnitude comparator using IC 7485

**Apparatus:**

Sr. No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	2
2.	X-OR GATE	IC 7486	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	4-BIT MAGNITUDE COMPARATOR	IC 7485	2
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	30

**Theory:**

The comparison of two numbers is an operator that determine one number is greater than, less than (or) equal to the other number. A magnitude comparator is a combinational circuit that compares two numbers A and B and determine their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether  $A > B$ ,  $A = B$  (or)  $A < B$ .

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

The equality of the two numbers and B is displayed in a combinational circuit designated by the symbol  $(A=B)$ .



This indicates A greater than B, then inspect the relative magnitude of pairs of significant digits starting from most significant position. A is 0 and that of B is 0. The same circuit can be used to compare the relative magnitude of two BCD digits. Where,


A = B is expanded as,

$$A = B = (A_3 + B_3) (A_2 + B_2) (A_1 + B_1) (A_0 + B_0)$$





**Logic Diagram:**

**1. 2 Bit Magnitude Comparator**



# K MAP




		B1B0			
		00	01	11	10
A1A0	00	1			
	01		1		
	11			1	
	10				1

$A = B = (A0 \odot B0)(A1 \odot B1)$


**Truth Table:**

A1	A0	B1	B0	A > B	A = B	A < B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

**Pin Diagram For IC 7485:**



**2. Logic Diagram of 8 Bit Magnitude Comparator**



**Truth Table:**

<b>A</b>	<b>B</b>	<b>A&gt;B</b>	<b>A=B</b>	<b>A&lt;B</b>
<b>0 0 0 0 0 0 0 0</b>	<b>0 0 0 0 0 0 0 0</b>	<b>0</b>	<b>1</b>	<b>0</b>
<b>0 0 0 1 0 0 0 1</b>	<b>0 0 0 0 0 0 0 0</b>	<b>1</b>	<b>0</b>	<b>0</b>
<b>0 0 0 0 0 0 0 0</b>	<b>0 0 0 1 0 0 0 1</b>	<b>0</b>	<b>0</b>	<b>1</b>

**Procedure:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**Result:**

This experiment perform successfully.

**Viva Questions:**

- Q1. What is magnitude comparator?
- Q2. What is most significant bit?
- Q3. Explain operation of AND gate?
- Q4. Explain truth table of a comparator?
- Q5. What is equality?
- Q6. What is inequality?
- Q7. Explain magnitude comparator 7485 IC
- Q8. What is 8-input Magnitude Comparator?
- Q9. What is IC?
- Q10. Tell about advancement in integrated circuits?

## Experiment No.- 05

**Aim: Verification of state tables of SR, JK, D flip-flops using NAND & nor gates.**


**Apparatus:** IC's 7400,7402, Digital trainer & connecting leads

**Theory:**


- 1. RS Flip-Flop:** There are two inputs to the flip-flop defined as R and S. When i/p are  $R = 0$  and  $S = 0$  then o/p remains unchanged. When i/p are  $R = 0$  and  $S = 1$  then the flip-flop is switches to the stable state where o/p is 1 i.e. SET. The i/p condition is  $R = 1$  and  $S = 0$  , the flip-flop is switched to the stable state where output is 0 i.e. RESET. The i/p condition is  $R = 1$  and  $S = 1$  the flip-flop is switched to the stable state where o/p is forbidden.
- 2. JK Flip-Flop:** For purpose of counting, the JK flip-flop is the ideal element to use. The variable J and K are called control I/Ps because they determine what the flip- flop does when a positive edge arrives. When J and K are both 0s, both AND gates are disabled and Q retains its last value.
- 3. D Flip-Flop:** This kind of flip flop prevents the value of D from reaching the Q output until clock pulses occur. When the clock is low, both AND gates are disabled D can change value without affecting the value of Q. On the other hand, when the clock is high, both AND gates are enabled. In this case, Q is forced to equal the value of D. When the clock again goes low, Q retains or stores the last value of D. a D flip flop is a bistable circuit whose D input is transferred to the output after a clock pulse is received.

**Circuit Diagram:**


### 1. SR Flip- Flop



## 2. D Flip-Flop



## JK Flip-Flop



**Truth Table:**

**SR Flip- Flop:**

CLOCK	S	R	Q <sub>n+1</sub>
1	0	0	NO CHANGE
1	0	1	0
1	1	0	1
1	1	1	?

**D Flip- Flop:**

INPUT	OUTPUT
0	0
1	1

**JK Flip- Flop**

CLOCK	S	R	Q <sub>N+1</sub>
1	0	0	NO CHANGE
1	0	1	0
1	1	0	1
1	1	1	Q <sub>n</sub> '

**Procedure:**

1. Connections are given as per circuit diagram.
2. Logical inputs are given as per circuit diagram.
3. Observe the output and verify the truth table.

**Result:**

Truth table is verified on digital trainer.

**Viva Questions:**

1. What is flip-flop?
2. How many types of flip-flop are used?



3. What is disadvantage of SR flip-flop?
4. What is disadvantage of JK flip-flop?
5. To remove race around condition what we use?
6. What is race around condition?
8. Which Gates are used in SR flip flops to a JK flip-flop?
9. D flip-flop is used for?
10. What is full form of T flip-flop?

## Experiment No. -06

**Aim: To design and implement of shift register**

1. Serial in serial out
2. Serial in parallel out
3. Parallel in serial out
4. Parallel in parallel out

**Apparatus:**


Sr. No.	COMPONENT	SPECIFICATION	QTY.
1.	D FLIP FLOP	IC 7474	2
2.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	35

**Theory:**

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.

**Circuit Diagram:**


**1 Serial In Serial Out:**



**Truth Table:**

CLK	Serial in	Serial out
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1


## 2 Serial In Parallel Out:



Truth Table:

CLK	DATA	OUTPUT			
		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	1	0	0	0
2	0	0	1	0	0
3	0	0	0	1	1
4	1	1	0	0	1


## 3 Parallel In Serial:



**Truth Table:**

CLK	Q3	Q2	Q1	Q0	O/P
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1

**4 Parallel In Parallel Out:**



**Truth Table:**

CLK	DATA INPUT				OUTPUT			
	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	D <sub>D</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

**Procedure:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**Result:**

Experiment performed successfully.

**Viva Questions:**

1. What is the shift resistor?
2. Types of shift resistor?
3. In SISO resistor how many input cycles are required?
4. In PISO resistor how many input cycles are required?
5. In PIPO resistor how many input cycles are required?
6. In SIPO resistor how many input cycles are required?
7. What do you mean by clock enable?
8. What is the clock?

## Experiment No.-07


**Aim: To design and implement 3 bit synchronous up/down counter.**

**Apparatus:**


Sr No.	COMPONENT	SPECIFICATION	QTY.
1.	JK FLIP FLOP	IC 7476	2
2.	3 I/P AND GATE	IC 7411	1
3.	OR GATE	IC 7432	1
4.	XOR GATE	IC 7486	1
5.	NOT GATE	IC 7404	1
6.	IC TRAINER KIT	-	1
7.	PATCH CORDS	-	35

**Theory:**

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. An up/down counter is one that is capable of progressing in increasing order or decreasing order through a certain sequence. An up/down counter is also called bidirectional counter. Usually up/down operation of the counter is controlled by up/down signal. When this signal is high counter goes through up sequence and when up/down signal is low counter follows reverse sequence. For clear understanding state diagram is shown below:




### 1. K Map:



### Characteristic Table:

Q	Q <sub>t+1</sub>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

### Circuit Diagram:





**Truth Table:**

TRUTH TABLE:													
Input Up/Down	Present State			Next State			A			B			C
	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>A+1</sub>	Q <sub>B+1</sub>	Q <sub>C+1</sub>	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	J <sub>C</sub>	K <sub>C</sub>	
0	0	0	0	1	1	1	1	X	1	X	1	X	
0	1	1	1	1	1	0	X	0	X	0	X	1	
0	1	1	0	1	0	1	X	0	X	1	1	X	
0	1	0	1	1	0	0	X	0	0	X	X	1	
0	1	0	0	0	1	1	X	1	1	X	1	X	
0	0	1	1	0	1	0	0	X	X	0	X	1	
0	0	1	0	0	0	1	0	X	X	1	1	X	
0	0	0	1	0	0	0	0	X	0	X	X	1	
1	0	0	0	0	0	1	0	X	0	X	1	X	
1	0	0	1	0	1	0	0	X	1	X	X	1	
1	0	1	0	0	1	1	0	X	X	0	1	X	
1	0	1	1	1	0	0	1	X	X	1	X	1	
1	1	0	0	1	0	1	X	0	0	X	1	X	
1	1	0	1	1	1	0	X	0	1	X	X	1	
1	1	1	0	1	1	1	X	0	X	0	1	X	
1	1	1	1	0	0	0	X	1	X	1	X	1	

**Procedure:**

- Connections are given as per circuit diagram.
- Logical inputs are given as per circuit diagram.
- Observe the output and verify the truth table.

**Result:**

Experiment is performed successfully.

**Viva Questions:**

1. What is counter?
2. Give types of counter?
3. What are the implements of counter?
4. Explain Johnson counter?
5. Explain Decade counter?
6. What is synchronous counters?

## Experiment No.-08

**Aim:** Design and verification of the truth tables of Half and Full adder circuits .

**Apparatus:** logic trainer kit, NAND gates (IC 7400), XOR gates (IC 7486), AND gates (IC 7408), wires.

**Theory:**


### 1 Half adder:

A half adder has two inputs for the two bits to be added and two outputs one from the sum 'S' and other from the carry 'C' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

**Truth Table:**


INPUT		OUTPUT	
A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-Map for SUM:




$$\text{SUM} = A'B + AB'$$

K-Map for CARRY: Half Adder using basic gates:-



$$\text{CARRY} = AB$$



$$S = \bar{A}B + A\bar{B}$$

$$S = A \oplus B$$

$$C = AB$$

## 2 Full Adder:


A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

### Truth Table:

**Truth Table for Full Adder**


INPUT			OUTPUT	
A	B	C	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-Map for SUM:




$$\text{SUM} = A'B'C + A'BC' + ABC' + ABC$$

K-Map for CARRY:



$$\text{CARRY} = AB + BC + AC$$

### Full Adder Using Basic Gates:



**Procedure:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**Result:**

Thus the half adder & full adder was designed and their truth table is verified.

**Viva Questions:**

1. What is use of half adder?
2. In Half adder how many inputs are used?
3. In o/p of Half adder what we gate?
4. In Half adder SUM=?
5. In half adder Carry=?
6. How many AND gate required to make a Half adder?
7. In Half adder how many types of gates are required?
8. What is use of Full adder?
9. In full adder how many inputs are used?
10. In o/p of full adder what we gate?
11. In full adder SUM is\_\_\_\_\_?
12. In full adder Carry\_\_\_\_\_?
13. How many half adders required to make a full adder?
14. In full adder how many types of gates are required?

## Experiment No.-09

**Aim: - Design and verification of the truth tables of Half and Full Subtractor circuits.**

### Apparatus:

Logic trainer kit, NAND gates (IC 7400), XOR gates (IC 7486), AND gates (IC 7408), NOT gates (IC 7404), connecting wires.

### Theory:

#### 1. Half Subtractor:


The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

### Truth Table:

**Truth Table for Half Subtractor**


INPUT		OUTPUT	
A	B	Bo	Diff
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

K-Map for DIFFERENCE:




$$\text{DIFFERENCE} = A'B + AB'$$

K-Map for BORROW:



$$\text{BORROW} = A'B$$

Using X – OR and Basic Gates (a)Half Subtractor



#### 2. Full Subtractor:

The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor .The first half subtractor will be C and A B.


The output will be difference output of full subtractor. The expression  $AB$  assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

### Truth Table:

**Truth Table for Full Subtractor**


INPUT			OUTPUT	
A	B	C	Bo	Diff
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-Map for Difference:




Difference =  $A'B'C + A'BC' + AB'C' + ABC$

K-Map for Borrow:



Borrow =  $A'B + BC + A'C$

Full Subtractor



**Procedure:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

**Result:**

Thus the half subtractor and full subtractor was designed and their truth table is verified.

**Viva Questions:**

1. Half subtractor is used to perform subtraction of \_\_\_\_\_?
2. For subtracting 1 from 0, we use to take a \_\_\_\_\_ from neighbouring bits?
3. How many outputs are required for the implementation of a subtractor?
4. Let A and B is the input of a subtractor then the output will be \_\_\_\_\_
5. Let A and B is the input of a subtractor then the borrow will be \_\_\_\_\_?
6. What does minuend and subtrahend denotes in a subtractor?
7. Full subtractor is used to perform subtraction of \_\_\_\_\_?

## Experiment No.-10

**Aim: - Verify the NAND and NOR gates as universal logic gates.**

### Apparatus:


Logic trainer kit, NAND gates (IC 7400), NOR gates (IC 7402), wires.

### Theory: -

1. NAND gate is actually a combination of two logic gates: AND gate followed by NOT gate. So its output is complement of the output of an AND gate. This gate can have minimum two inputs; output is always one. By using only NAND gates, we can realize all logic functions: AND, OR, NOT, X-OR, X-NOR, NOR. So this gate is also called universal gate. NAND gates as NOT gate: A NOT produces complement of the input. It can have only one input, tie the inputs of a NAND gate together. Now it will work as a NOT gate. Its output is

$$Y = (A.A)'$$

$$Y = (A)'$$




#### (i) NAND gates as AND gate:

A NAND produces complement of AND gate. So, if the output of a NAND gate is inverted, overall output will be that of an AND gate.

$$Y = ((A.B)')$$

$$Y = (A.B)$$




#### (ii) NAND gates as OR gate:

From DeMorgan's theorems:  $(A.B)' = A' + B$


$$'(A'.B')' = A'' + B'' = A + B$$

So, give the inverted inputs to a NAND gate, obtain OR operation at output



**(iii) NAND gates as X-OR gate:**

The output of a two input X-OR gate is shown by:  $Y = A'B + AB'$ . This can be achieved with the logic diagram shown in the below.



Gate No.	Inputs	Output
1	A, B	$(AB)'$
2	A, $(AB)'$	$(A(AB)')'$
3	$(AB)'$ , B	$(B(AB)')'$
4	$(A(AB)')'$ , $(B(AB)')'$	$A'B + AB'$

Now the output from gate no. 4 is the overall output of the configuration.


$$\begin{aligned}
 Y &= ((A(AB)')'(B(AB)')')' \\
 &= (A(AB)')'' + (B(AB)')'' \\
 &= (A(AB)') + (B(AB)') \\
 &= (A(A' + B)') + (B(A' + B')) \\
 &= (AA' + AB') + (BA' + BB') \\
 &= (0 + AB' + BA' + 0) \\
 &= AB' + BA' \\
 Y &= AB' + A'B
 \end{aligned}$$

**(iv) NAND gates as X-NOR gate:**

X-NOR gate is actually X-OR gate followed by NOT gate. So give the output of X-OR gate to a NOT gate, overall output is that of an X-NOR gate.

$$Y = AB + A'B'$$





**Procedure:**

1. Connect the trainer kit to ac power supply.
2. Connect the NAND gates for any of the logic functions to be realized.
3. Connect the inputs of first stage to logic sources and output of the last gate to logic indicator.
4. Apply various input combinations and observe output for each one.
5. Verify the truth table for each input/ output combination.
6. Repeat the process for all logic functions.
7. Switch off the power supply.

**2. NOR THEORY:**


NOR gate is actually a combination of two logic gates: OR gate followed by NOT gate. So its output is complement of the output of an OR gate. This gate can have minimum two inputs; output is always one. By using only NOR gates, we can realize all logic functions: AND, OR, NOT, X-OR, X-NOR, NAND. So this gate is also called universal gate.

NOR gates as NOT gate:

A NOT produces complement of the input. It can have only one input, tie the inputs of a NOR gate together. Now it will work as a NOT gate. Its output is


$$Y = (A+A)'$$

$$Y = (A)'$$



**(i) NOR gates as OR gate:**

A NOR produces complement of OR gate. So, if the output of a NOR gate is inverted, overall output will be that of an OR gate.




**(ii) NOR gates as AND gate:**

From DE Morgan's theorems:  $(A+B)' = A'B'$


$$(A'+B')' = A''B'' = AB$$

So, give the inverted inputs to a NOR gate, obtain AND operation at output.



**(iii) NOR gates as X-NOR gate:**

The output of a two input X-NOR gate is shown by:  $Y = AB + A'B'$ . This can be achieved with the logic diagram shown in the left side.



Gate No.	Inputs	Output
1	A, B	$(A + B)'$
2	A, $(A + B)'$	$(A + (A+B))'$
3	$(A + B)'$ , B	$(B + (A+B))'$
4	$(A + (A + B))'$ , $(B + (A+B))'$	$AB + A'B'$


Now the output from gate no. 4 is the overall output of the configuration.

$$\begin{aligned}
 Y &= ((A + (A+B))' (B + (A+B))')' \\
 &= (A+(A+B))'' \cdot (B+(A+B))'' \\
 &= (A+(A+B))' \cdot (B+(A+B))' \\
 &= (A+A'B') \cdot (B+A'B') \\
 &= (A + A') \cdot (A + B') \cdot (B+A')(B+B') \\
 &= 1 \cdot (A+B') \cdot (B+A') \cdot 1 \\
 &= (A+B') \cdot (B+A') \\
 &= A \cdot (B + A') + B' \cdot (B+A') \\
 &= AB + AA' + B'B + B'A' \\
 &= AB + 0 + 0 + B'A' \\
 &= AB + B'A' \\
 Y &= AB + A'B'
 \end{aligned}$$

**(iv) NOR gates as X-OR gate:**

X-OR gate is actually X-NOR gate followed by NOT gate. So give the output of X-NOR gate to a NOT gate, overall output is that of an X-OR gate.

$$Y = A'B + AB'$$



**Procedure:**

1. Connect the trainer kit to ac power supply.
2. Connect the NOR gates for any of the logic functions to be realized.
3. Connect the inputs of first stage to logic sources and output of the last gate to logic indicator.
4. Apply various input combinations and observe output for each one.
5. Verify the truth table for each input/ output combination.
6. Repeat the process for all logic functions.
7. Switch off the ac power supply.

**Result:**

NAND & NOR are verified as universal gates successfully.

**Viva Questions:**

1. What is the Universal gates?
2. Types of universal gate?
3. How would you make a NOT gate from a NOR gate?
4. How would you make an OR gate from a NOR gate?
5. Draw the NAND gate by using the NOR gate?
6. How we can make the NOR gate by using the NMOS?

## Experiment No.-11

**Aim:** To verify Binary to Gray code conversion.

**Apparatus:**

ST2611 Digital Circuit Development Platform trainer with power supply cord, DB06 – Code Conversion, Set of wires

**Theory:**

From the previous experiments, we studied that the binary code of data is represented by two values such as 0's and 1's, and it is mainly used in the world of the computer. Gray Code is a form of binary that uses a different method of incrementing from one number to the next. With Gray Code, only one-bit changes state from one position to another. This feature allows a system designer to perform some error checking. Gray Code is the most popular Absolute encoder output type because its use prevents certain data errors which can occur with Natural Binary during state changes.


Code converter is a circuit that makes two systems compatible even though each uses different binary code. Code converters are used for protecting private information from spies. Moreover, they are used to enhance data portability and tractability. We will discuss in this experiment how to convert from binary to gray code and vice versa, in order to understand how the encoder and decoder are working.

### 1. Binary to Gray Code Conversion

The following example will be very useful for knowing the conversion of binary to gray code. In this conversion method, take down the MSB bit of the present binary number, as the primary bit or MSB bit of the gray code number is similar to the binary number. To get the straight gray coded bits for generating the corresponding gray coded digit for the given binary digits, look at the primary digit or the MSB digit of binary number and the second digit then note down 0 if they are similar to each other and 1 if they are different next to the primary bit of gray code. Do the same thing with the next binary bit and third bit then note down the product next to the 2nd bit of gray code.

Similarly, follow this procedure until the final binary bit as well as note down the outcomes to generate the corresponding gray coded binary digit. The truth table of binary to gray code conversion can be seen at Table (1).

**Circuit Diagram Using X-OR Gate:**



**Truth Table:**

Binary Code				Gray Code			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

**Procedure:**

1. Place the DB06 panel shown in Figure 1 on the trainer.
2. To provide power to the board, connect +5 V pin from the trainer on the left side to +5V pin on the DB06 using a wire.

3. Connect GND pin from the trainer on the left side to ground symbol pin on the DB06.
4. Connect the input switches which are pins no. D0, D1, D2 and D3 on the bottom of the trainer to B0, B1, B2, and B3 pins of the binary to gray code circuit on the left of the panel respectively.
5. Connect the pin no. G0, G1, G2, and G3 of binary to gray code circuit on the left side of the panel to the output pin no. 0, 1, 2, and 3 of the 8-bit LED Display on the right side of the trainer respectively, in order to display the gray code from the binary inputs.
6. Make sure all your connections are right then turn on the power supply.
9. Verify Truth Table on Table (1).

**Result:**

Binary to gray code conversion verified successfully.

**Viva Questions:**

1. How to convert a Gray code to its corresponding binary reflected binary number?
2. What is the advantage of binary to Gray Code?
3. What is the gate used in binary to Gray code conversion?
4. What is the need of code converters?
5. What is invalid BCD?

## Experiment No.-12

**Aim: To verify Gray to Binary code conversion.**

**Apparatus:**

ST2611 Digital Circuit Development Platform trainer with power supply cord, DB06 – Code Conversion, Set of wires

**Theory:**

From the previous experiments, we studied that the binary code of data is represented by two values such as 0's and 1's, and it is mainly used in the world of the computer. Gray Code is a form of binary that uses a different method of incrementing from one number to the next. With Gray Code, only one-bit changes state from one position to another. This feature allows a system designer to perform some error checking.

Gray Code is the most popular Absolute encoder output type because its use prevents certain data errors which can occur with Natural Binary during state changes. Code converter is a circuit that makes two systems compatible even though each uses different binary code. Code converters are used for protecting private information from spies. Moreover, they are used to enhance data portability and tractability. We will discuss in this experiment how to convert from binary to gray code and vice versa, in order to understand how the encoder and decoder are working.


### 1. Gray to Binary Code Conversion

This gray to binary conversion method also uses the working concept of binary to gray code conversion. The following example with step by step procedure may help to know the conversion concept of gray code to binary code. To change gray to binary code, take down the MSB digit of the gray code number, as the primary digit or the MSB of the binary code is similar to the gray digit. To get the next straight binary bit, look at the primary digit or the MSB digit of gray code and the second digit then note down 0 if they are similar to each other and 1 if they are different next to the primary bit of binary number.

Do the same thing with the next gray bit and third bit then note down the product next to the 2nd bit of binary code. Similarly, follow this procedure until the final gray bit as well as note down the outcomes to generate the corresponding binary number. The truth table of gray to binary code conversion can be seen at Table (2).



**Circuit Diagram using X-OR gates:**



**Truth Table:**

Gray Code				Binary Code			
G3	G2	G1	G0	B3	B2	B1	B0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	1	1	1	1
1	0	0	1	1	1	1	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	0	1	0	1	1
1	1	1	1	1	0	1	0

**Procedure:**

1. Turn off the power supply and keep no. 1 through 3 of exercise 1 connections the same and take of the others.
2. Connect the input switches which are pins no. D0, D1, D2 and D3 on the bottom of the trainer to G0, G1, G2, and G3 pins of the gray to binary code circuit on the right of the panel respectively.

3. Connect the pin no. B0, B1, B2, and B3 of gray to binary code circuit on the right side of the panel to the output pin no. 0, 1, 2, and 3 of the 8-bit LED Display on the right side of the trainer respectively, in order to display the binary number from the gray inputs.
4. Make sure all your connections are right then turn on the power supply.
5. Turn D3 switch to position 1 and keep D0, D1 and D2 switches at position 0 then observe the output on 8-bit LED display (green light indicates 0 and red light indicates 1).
6. Observe the output for different input combination as shown in truth table of gray to binary code conversion on Table (2).
7. Verify Truth Table on Table (2).

**Result:**

Gray to Binary code conversion verified successfully.

**Viva Questions:**

1. How to convert a binary number to its corresponding binary reflected Gray code?
2. How to convert Gray Code to Natural Binary?
3. What is the advantage of Gray Code?
4. What is the gate used in Gray to binary conversion?